

LCD PRODUCT SPECIFICATION

PART NUMBER:	USMPC-TQ2004C-TBVBH
DESCRIPTION:	20x4 Character LCD with STN Blue Display Mode; Transflective, Positive
	with Gray LED Backlight and 6 O'Clock Viewing Direction.


ISSUE DATE	APPROVED BY (Customer Use Only)	CHECKED BY	PREPARED BY
PROPRIETARY NOTE:	THIS SPECIFICATION IS THE PROPERTY O COPIED WITHOUT THE WRITTEN PERMI US MICRO		AND MUST BE RETURNED TO



1.Features

- 1. 5x8 dots with cursor
- 2. STN(Gray), Positive, Transflective
- 3. 1/16 duty cycle
- 4. Viewing direction: 6:00 o'clock
- 5. Built-in controller (ST7066U or equivalent)
- 6. +5V power supply
- 7. Yellow-Green LED BKL, to be driven by A, K

2. Outline dimension




Unit: mm

3. Absolute maximum ratings

Item	Symbol		Unit		
Power voltage	V_{DD} - V_{SS}	0	-	7.0	V
Input voltage	Vin	VSS	-	VDD	v
Operating temperature range	Тор	-20	-	+70	°C
Storage temperature range	Tst	-30	-	+80	C




4.Block diagram



5.Interface pin description

J.III (CI)	lace pili des	cription	
Pin no.	Symbol	External connection	Function
1	V_{ss}		Signal ground for LCM (GND)
2	$V_{\scriptscriptstyle DD}$	Power supply	Power supply for logic (+5V) for LCM
3	V_0		Contrast adjust
4	RS	MPU	Register select signal
5	R/W	MPU	Read/write select signal
6	E	MPU	Operation (data read/write) enable signal
7~10	DB0~DB3	MPU	Four low order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCM. These four are not used during 4-bit operation.
11~14	DB4~DB7	MPU	Four high order bi-directional three-state data bus lines. Used for data transfer between the MPU
15	A(LED+)	LED BKL power	Power supply for BKL(Anode)
16	K(LED-)	Supply	Power supply for BKL (GND)

6.Contrast adjust




V_{DD~}V₀: LCD Driving voltage

VR: 10k~20k



7. Optical characteristics




STN type display module (Ta=25°C, VDD=5.0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
	θ 1			20		
Viowing angle	θ 2	Cr≥3		40		doa
Viewing angle	Ф1	Ur≥3		35		deg
	Ф2			35		
Contrast ratio	Cr		-	10	-	-
Response time (rise)	Tr	-	ı	200	250	mo
Response time (fall)	Tr	-	•	300	350	ms

8. Electrical characteristics

Backlight circuit diagram(light 12X4)



COLOUR: YELLOW-GREEN **LED RATINGS**

ITEM	SYMBOL	MIN	TYP.	MAX	UNIT
FORWARD VOLTAGE	VF	4.0	4.2	4.4	V
FORWARD CURRENT	IF	-	240	-	MA
POWER	Р	ı	1.0	ı	W
PEAK WAVE LENGTH	ΛP	569	571	573	NM
LUMINANCE	LV	-	340	-	CD/M2
Operating temperature range	Vop	-20	-	+70	°C
Storage temperature range	Vst	-25	-	+80	$^{\circ}\mathbb{C}$

DC characteristics


2001100000000000						
Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage for LCD	V_{DD} - V_0	Ta =25℃	-	4.5	-	V
Input voltage	V_{DD}		4.7	5.0	5.5	
Supply current	I _{DD}	Ta=25°C, Vpb=5.0V	-	1.5	2.5	mA
Input leakage current	I LKG		-	-	1.0	uA
"H" level input voltage	V _{IH}		2.2	-	V _{DD}	
"L" level input voltage	VIL	Twice initial value or less	0	-	0.6	
"H" level output voltage	V _{OH}	LOH=-0.25mA	2.4	-	-	V
"L" level output voltage	Vol	LOH=1.6mA	-	-	0.4	
Backlight supply current	I _F	V _{DD} =5.0V,R=6.8Ω	-	240	-	



Read cycle (Ta=25°C, VDD=5.0V)

Parameter	Symbol	Test pin	Min.	Тур.	Max.	Unit
Enable cycle time	tc		1200	-	-	
Enable pulse width	tpw	Е	140	-	-	
Enable rise/fall time	tr, tf		-	-	25	
Address setup time	tas	RS; R/W,E	0	-	-	ns
Address hold time	t ah	RS; R/W,E	10	-	-	
Data setup delay	t ddr	DB0~DB7	-	-	100	
Data hold time	th	DB0~DB/	10	-	-	


Read mode timing diagram



Write cycle (Ta=25°C, VDD=5.0V)

Parameter	Symbol	Test pin	Min.	Тур.	Max.	Unit
Enable cycle time	tc		1200	-	-	
Enable pulse width	t_{pw}	Е	140	-	-	
Enable rise/fall time	tr, tf		=	-	25	
Address setup time	tas	RS; R/W,E	0	-	-	ns
Address hold time	t ah	RS; R/W,E	10	-	-	
Data setup delay	t dsw	DB0~DB7	40	-	-	
Data hold time	th	/ מטייעם	10	-	-	

Write mode timing diagram





9. FUNCTION DESCRIPTION

System Interface

This chip has all two kinds of interface type with MPU: 4-bit bus and 8-bit bus. 4-bit bus and 8-bit bus is selected by DL bit in the instruction register.

Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not high.

Address Counter (AC)

Address Counter (AC) stores DDRAM/CGRAM address, transferred from IR. After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0 - DB6 ports.

Display Data RAM (DDRAM)

DDRAM stores display data of maximum 80 x 8 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number.

															L	JISP	iay p	oosi	tion
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
00	01	02	03	04	05	06	07	80	09	0A	0B	0C	0D	0E	0F	10	11	12	13
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	60	61	62	63	64	65	66	67

DDRAM address

CGROM (Character Generator ROM)

CGROM has a 5 \times 8 dots 204 characters pattern and a 5 \times 10 dots 32 characters pattern. CGROM has 204 character patterns of 5 \times 8 dots.

CGRAM (Character Generator RAM)

CGRAM has up to 5×8 dot, 8 characters. By writing font data to CGRAM, user defined characters can be used.



	(ha	ırac	cte	r C	ode	е		CGRAM					Character Patterns										
			DR/						Address					(CGRAM Data)										
b8	b7	b6	b5	b4	b3	b2	b1	b0	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0		
						0	0	0				0	0	0				1	1	1	1	1		
l						0	0	0				0	0	1				0	0	1	0	0		
l						0	0	0				0	1	0				0	0	1	0	0		
0	0	0	0	0		0	0	0	0	0	0	0	1	1				0	0	1	0	0		
١٠	U	U	U	U	-	0	0	0	U	U	U	1	0	0	_	-	-	0	0	1	0	0		
l			0	0	0				1	0	1				0	0	1	0	0					
l					0 0	0	0			1	1	0				0	0	1	0	0				
l						0	0	0				1	1	1				0	0	0	0	0		
						0	0	1				0	0	0				1	1	1	1	0		
l						0	0	1				0	0	1				1	0	0	0	1		
						0	0	1				0	1	0				1	0	0	0	1		
0	0	0	0	0		0	0	1	0	0	1	0	1	1				1	1	1	1	0		
ľ	U	U	U	U	-	0	0	1	U	U	'	1	0	0	-	-	-	1	0	1	0	0		
									\vdash	0	1			1	0	1				1	0	0	1	0
						0	0	1			1	1	0				1	0	0	0	1			
						0	0	1				1	1	1				0	0	0	0	0		

Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data) Notes:

- 1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types).
- 2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bit will light up the 8th line regardless of the cursor presence.
- 3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).
- 4. As shown Table, CGRAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H.
- 5. 1 for CGRAM data corresponds to display selection and 0 to non-selection.
- "-": Indicates no effect.

Cursor/Blink Control Circuit

It controls cursor/blink ON/OFF at cursor position.

10.Instruction description Outline

To overcome the speed difference between the internal clock of S6A0069 and the MPU clock, S6A0069 performs internal operations by storing control in formations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table7). Instructions can be divided largely into four groups:

- 1) S6A0069 function set instructions (set display methods, set data length, etc.)
- 2) Address set instructions to internal RAM
- 3) Data transfer instructions with internal RAM
- 4) Others

The address of the internal RAM is automatically increased or decreased by 1.

Note: during internal operation, busy flag (DB7) is read "High".

Busy flag check must be preceded by the next instruction.



Instruction Table

				Ins	tructi	on co	ode					Execution
Instruction	RS	R/V	DB	DB	DB 5	DB	DB	DB	DB 1	DB(Description	time (fosc= 270 KHZ
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRA and set DDRAM address to "00H" from AC	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	ı	Set DDRAM address to "00H" From AC and return cursor to Its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction And blinking of entire display	39us
Display ON/ OFF control	0	0	0	0	0	0	1	D	С	В	Set display (D), cursor (C), and Blinking of cursor (B) on/off Control bit.	
Cursor or Display shift	0	0	0	0	0	1	S/C	R/L	ı	1	Set cursor moving and display Shift control bit, and the Direction, without changing of DDRAM data.	39us
Function set	0	0	0	0	1	DL	N	F	-	-	Set interface data length (DL: 8- Bit/4-bit), numbers of display Line (N: =2-line/1-line) and, Display font type (F: 5x11/5x8)	39us
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in	39us
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address Counter.	39us
Read busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Address counter can also be read.	0us
Write data to Address	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43us
Read data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43us

NOTE:

When an MPU program with checking the busy flag (DB7) is made, it must be necessary 1/2fosc is necessary for executing the next instruction by the falling edge of the "E" signal after the busy flag (DB7) goes to "Low".

Contents

1) Clear display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the fist line of the display. Make the entry mode increment (I/D="High").

2) Return home



RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

Return home is cursor return home instruction.

Set DDRAM address to "00H" into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

3) Entry mode set

ſ	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
ſ	0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

VD: increment / decrement of DDRAM address (cursor or blink)

When I/D="high", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D="Low", cursor/blink moves to left and DDRAM address is increased by 1.

*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH: shift of entire display

When DDRAM read (CGRAM read/write) operation or SH="Low", shifting of entire display is not performed. If SH ="High" and DDRAM write operation, shift of entire display is performed according to I/D value. (I/D="high". shift left, I/D="Low". Shift right).

4) Display ON/OFF control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit

When D="High", entire display is turned on.

When D="Low", display is turned off, but display data remains in DDRAM.

C: cursor ON/OFF control bit

When D="High", cursor is turned on.

When D="Low", cursor is disappeared in current display, but I/D register preserves its data.

B: Cursor blink ON/OFF control bit

When B="High", cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.

When B="Low", blink is off.

5) Cursor or display shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When display data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

Shift patterns according to S/C and R/L bits

S/C R/L Operation	
-------------------	--



0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

6) Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	Ν	F	-	-

DL: Interface data length control bit

When DL="High", it means 8-bit bus mode with MPU.

When DL="Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-but bus mode, it needs to transfer 4-bit data twice.

N: Display line number control bit

When N="Low", 1-line display mode is set.

When N="High", 2-line display mode is set.

F: Display line number control bit

When F="Low", 5x8 dots format display mode is set.

When F="High", 5x11 dots format display mode.

7) Set CGRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

The instruction makes CGRAM data available from MPU.

8) Set DDRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available form MPU.

When 1-line display mode (N=LOW), DDRAM address is form "00H" to "4FH". In 2-line display mode (N=High), DDRAM address in the 1st line form "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

9) Read busy flag & address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether S6A0069 is in internal operation or not.

If the resultant BF is "High", internal operation is in progress and should wait BF is to be LOW, which by then the nest instruction can be performed. In this instruction you can also read the value of the address counter.

10) Write data to RAM

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
ſ	1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.



After write operation. The address is automatically increased/decreased by 1, according to the entry mode.

11) Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before, read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

NOTE: In case of RAM write operation, AC is increased/decreased by 1 as in read operation.

At this time, AC indicates next address position, but only the previous data can be read by the read instruction.



Standard character pattern(English/European)

Lower this	LLL	шн	LLHL	ГГНН	THIT	ьньн	LHHL	L ННН	HLLL	нітн	ніні	нілн	ннц.	ннин	ннні	ннн
TITT	CG RAM (1)					P		læ.				••••	-31	=	œ	P
LLLH	(2)			1				-:4					H	Ľ.		
LLHL	(3)		11		В	R	Ŀ					•			j#	
шн	(0)		#			5	Œ.	:≝.						E	EE.	60
LHIL	(5)		#	4	D	T	d	ŧ.					H	ŀ	Į.d	57 2
LHLH	(6)		! /:	5	E	U		L.I				H	÷	1	133	Ü
LHHL	(7)			6	F	W	•	ij.			-			=	į:Þ	Ξ
ГНИН	(8)		*			l,J		ı							9	H
HLLL	(1)		i.		H	×								ij	!"	8
нин	(2)				I	ij	1	•						11.	- 1	Ы
ніні	(3)		:#:	:	ij	Z	ű	z					11	Ŀ	ij	= -
нилн	(4)		-	:		L	k				Ħ		<u> </u>		**	15
HHLL	(5)				L	¥	1	1			1:				4	FH
ннгн	(6)				M	1	m				:1		•		1	
нннг	(7)				H		m					13			r ^e i	
нннн	(8)						c	•								




11. Quality Specifications

11.1 Standard of the product appearance test


Manner of appearance test: The inspection should be performed in using 20W x 2 fluorescent lamps. Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and inspector eyes should be 25 cm or more.

Viewing direction for inspection is 35° from vertical against LCM.



Definition of zone:

LCM



A Zone: Active display area (minimum viewing area).

B Zone: Non-active display area (outside viewing area).

11.2 Specification of quality assurance

AQL inspection standard

Sampling method: GB2828-87, Level II, single sampling

Defect classification (Note: * is not including)

	Classify	Item	Note	AQL
Major	Display state	Short or open circuit	1	0.65
		Flickering		
		No display		
		Wrong viewing direction		
		Contrast defect (dim, ghost)	2	
		Backlight	1,8	
	Non-display	Flat cable or pin reverse	10	1
		Wrong or missing component	11	
Minor	Display	Background color deviation	2	1.0
	state	Black spot and dust	3	
		Line defect, Scratch	4	
		Rainbow	5	
		Chip	6	
		Pin hole	7	
		Protruded	12	
	Polarizer	Bubble and foreign material	3	
	Soldering	Poor connection	9]
	Wire	Poor connection	10	
	TAB	Position, Bonding strength	13	



Note on defect classification

No.	Item	Criterion					
1	Short or open circuit	Not allow					
	LC leakage						
	Flickering						
	No display						
	Wrong viewing direction						
	Wrong Back-light						
2	Contrast defect			Refer to approva	l sample		
	Background color deviation						
3	Point defect, Black spot, dust (including Polarizer)	Y		Point Size	Acceptable Qty. Disregard		
				0.10<\$\psi 0.15\$ 0.15<\$\psi 0.25\$	1		
	$\phi = (X+Y)/2$			φ>0.25	0		
				Unit: Inch ²			
4	Line defect, Scratch	$ \begin{array}{c c} & & \downarrow \\ & & \uparrow \\ & & \downarrow \\ & & \downarrow \\ \end{array} $	L	Line W	Acceptable Qty.		
		L	3.0>	L 0.1>W>0.05	Disregard		
					Unit: mm		
5	Rainbow	Not more than two color changes across the viewing area.					



No	Item	Criterion
6	Chip Remark: X: Length direction Y: Short direction Z: Thickness direction	Acceptable criterion $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	t: Glass thickness W: Terminal width L: Glass length	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		Acceptable criterion $\begin{array}{c cccc} X & Y & Z \\ \hline \leqslant 3 & \leqslant 2 & \leqslant t \\ \hline \text{shall not reach to ITO} \end{array}$
		Acceptable criterion $\frac{X}{X} \frac{X}{Z} \frac{Z}{Disregard} \leqslant 0.2 \leqslant t$
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



No.	Item	Criterion						
7	Segment pattern $W = \text{Segment width}$ $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10 \text{mm is acceptable.}$ X						
		Point Size Acceptable Qty						
8	Back-light	(1) The color of backlight should be in match with the specification.						
9	Soldering	(2) Not allow flickering (1) Not allow heavy dirty and solder ball on PCB. (The size of dirty refer to point and dust defect) (2) Over 50% of lead should be soldered on Land.						
10	Wire	(1) Copper wire should not be rusted (2) Not allow crack on copper wire connection. (3) Not allow reversing the position of the flat cable.						
11*	PCB	(4) Not allow exposed copper wire inside the flat cable.(1) Not allow screw rust or damage.(2) Not allow missing or wrong putting of component.						



No	Item	Criterion
12	Protruded W: Terminal Width	Acceptable criteria: $Y \le 0.4$
13	TAB	1. Position $\begin{array}{cccccccccccccccccccccccccccccccccccc$
		TAB P (=F/TAB bonding width) ≥650gf/cm ,(speed rate: 1mm/min) 5pcs per SOA (shipment)
14	Total no. of acceptable Defect	A. Zone Maximum 2 minor non-conformities per one unit. Defect distance: each point to be separated over 10mm B. Zone It is acceptable when it is no trouble for quality and assembly in customer's end product.



11.3 Reliability of LCM

Reliability test condition:

Item	Condition	Time (hrs)	Assessment
High temp. Storage	80°C	48	
High temp. Operating	70°C	48	No abnormalities
Low temp. Storage	-30°C	48	in functions
Low temp. Operating	-20°C	48	and appearance
Humidity	40°C/90%RH	48	
Temp. Cycle	0° C ← 25° C → 50° C (30 min ← 5 min → 30min)	10cycles	

Recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature (20±8°C), normal humidity (below 65% RH), and in the area not exposed to direct sun light.

11.4 Precaution for using LCD/LCM

LCD/LCM is assembled and adjusted with a high degree of precision. Do not attempt to make any alteration or modification. The followings should be noted.

General Precautions:

- LCD panel is made of glass. Avoid excessive mechanical shock or applying strong pressure onto the surface of display area.
- 2. The polarizer used on the display surface is easily scratched and damaged. Extreme care should be taken when handling. To clean dust or dirt off the display surface, wipe gently with cotton, or other soft material soaked with isoproply alcohol, ethyl alcohol or trichlorotriflorothane, do not use water, ketone or aromatics and never scrub hard.
- 3. Do not tamper in any way with the tabs on the metal frame.
- 4. Do not make any modification on the PCB without consulting USMP
- 5. When mounting a LCM, make sure that the PCB is not under any stress such as bending or twisting. Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.
- Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels and also cause rainbow on the display.
- Be careful not to touch or swallow liquid crystal that might leak from a damaged cell. Any liquid crystal spreads to skin or clothes, wash it off immediately with soap and water.

Static Electricity Precautions:

- CMOS-LSI is used for the module circuit; therefore operators should be grounded whenever he/she comes into
 contact with the module.
- 2. Do not touch any of the conductive parts such as the LSI pads; the copper leads on the PCB and the interface

Displays

US Micro Products is an industrial distributor specializing in engineered display solutions. We dedicate ourselves to providing the best in displays for the medical, industrial, gaming, automotive, aerospace, military and consumer markets.

OLEDs



Passive LCDs



TFT Display




Multitouch



Open Frame Monitors



Touch Screen



As our customer, you receive expert knowledge, support and service. Our technical sales staff and experienced design engineers provide answers to your questions and engineered solutions to meet your display needs.

Peripheral Devices

Our full line of peripheral devices includes keyboards, trackballs and printers. These rugged industrial products are designed to meet the rigorous demands of your equipment and are available in a variety of standard and custom options.

Keyboards



Trackballs



Aerospace Trackballs



Printers



