

OLED PRODUCT SPECIFICATION

Manufactured by:



PART NUMBER:	USMP-P19401
DESCRIPTION:	1.6", 128 x 64, Yellow, COF, SSD1325 IC

ISSUE DATE	APPROVED BY	CHECKED BY	PREPARED BY
	(Customer Use Only)		
PROPRIETARY NOTE:	THIS SPECIFICATION IS THE PROPERTY (COPIED WITHOUT THE WRITTEN PERMI US MICRO		AND MUST BE RETURNED TO





REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2007. 12. 21	
X02	 Add the operating conditions for different luminance Add the panel electrical specifications Modify power off sequence Add the application circuit Modify tape 	2008. 02. 13	Page 6, 7, 8, 16, 17 & 19

- 2 -

REV.: X02

2008/02/13





CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	16
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	18
10. EXTERNAL DIMENSION	19
11. PACKING SPECIFICATION	20
12. APPENDIXES	21

- 3 - REV.: X02 2008/02/13





1. SCOPE

This specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

Small molecular organic light emitting diode

Color: Yellow

Panel matrix: 128*64 Driver IC: SSD1325

Excellent quick response time.

Extremely thin thickness for best mechanism design: 1.61mm

High contrast : 2000:1 Wide viewing angle : 160°

8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface,

serial peripheral interface

Wide range of operating temperature: -40 to 70 °C

Anti-glare polarizer.

- 4 - REV.: X02 2008/02/13





4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 (W) x 64 (H)	dot
2	Dot Size	0.255 (W) x 0.255 (H)	mm ²
3	Dot Pitch	0.285 (W) x 0.285 (H)	mm^2
4	Aperture Rate	80	%
5	Active Area	36.45 (W) x 18.21 (H)	mm ²
6	Panel Size	41.9 (W) x 28 (H)	mm ²
7	Panel Thickness	1.61 ± 0.1	mm
8	Module Size	41.9 (W) x 65.1 (H) x 1.61 (D)	mm ³
9	Diagonal A/A size	1.6	inch
10	Module Weight	TBD	gram





5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	3.5	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	8	16	V	Ta = 25°C	IC maximum rating
Operating Temp.	-40	70	°C		
Storage Temp	-40	85	°C		
Humidity	-	85	%		
Life Time	24,000	-	Hrs	100 cd/m², 50% checkerboard	Note (1)
Life Time	30,000	-	Hrs	80 cd/m², 50% checkerboard	Note (2)
Life Time	40,000	-	Hrs	60 cd/m², 50% checkerboard	Note (3)

Note:

- (A) Under Vcc = 14V, $Ta = 25^{\circ}C$, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 100 cd/m²:
 - Contrast setting: 0x68H

Frame rate: 105Hz

Duty setting: 1/64

(2) Setting of 80 cd/m²:

Contrast setting: 0x4FH

Frame rate: 105Hz

Duty setting: 1/64

(3) Setting of 60 cd/m²:

Contrast setting: 0x3AH

Frame rate: 105Hz

Duty setting: 1/64

- 6 -

2008/02/13





6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{CC}	Analog power supply (for OLED panel)	Ta=-20 °C to +70°C	13.5	14	14.5	V
V_{DD}	Digital power supply	Ta=-20 °C to +70°C	2.4	2.7	3.5	V
I _{DD}	Operating current for V_{DD} V_{DD} = 2.7V, V_{CC} = 12V, IREF = 10uA No panel attached, All Display ON	Contrast=7F	-	1	650	uA
Icc	Operating current for V_{CC} V_{DD} = 2.7V, V_{CC} = 12V, IREF = 10uA No panel attached, All Display ON	Contrast=7F	-	700	-	uA
V _{IH}	Hi logic input level		0.8* V _{DD}	-	V_{DD}	V
V _{IL}	Low logic input level		0	ı	0.2* V _{DD}	>
V _{OH}	Hi logic output level		0.9* V _{DD}	-	V_{DD}	٧
V _{OL}	Low logic output level		0	-	0.1* V _{DD}	V
	Segment on output current	Contrast=7F	270	300	370	uA
	V _{DD} =2.7V, V _{CC} =12V, IREF=10uA, Display on,	Contrast=5F	-	225	-	uA
I _{SEG}	Segment pin under test is	Contrast=3F	-	150	-	uA
	connected with a 20K resistive load to V _{SS}	Contrast=1F	-	75	-	uA

- 7 - REV.: X02 2008/02/13





6.2 ELECTRO-OPTICAL CHARATERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		18	20	mA	All pixels on (1)
Standby mode current		1	2	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		252	280	mW	All pixels on (1)
Standby mode power consumption		14	28	mW	Standby mode 10% pixels on (2)
Normal Luminance	60	80		cd/m ²	Display Average
Standby Luminance		10		cd/m ²	Display Average
CIEx (Yellow)	0.43	0.47	0.51		x, y (CIE 1931)
CIEy (Yellow)	0.45	0.49	0.53		x, y (CIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	_
Response Time		10		μs	

(1) Normal mode condition:

Driving Voltage : 14VContrast setting : 0x4FH

Frame rate: 105HzDuty setting: 1/64

(2) Standby mode condition:

Driving Voltage: 14VContrast setting: 0x04H


Frame rate : 105HzDuty setting : 1/64






7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: X02 2008/02/13





7.3 PIN ASSIGNMENTS

Pin No.	Pin Name	TYPE	Description
1	VSS	I	This is a ground pin.
2	VSL	0	This pin is the output pin for the voltage output low level for SEG signals. This pin can be kept NC or connected with a capacitor to VSS for stability.
3	VCC	I	Positive OLED high voltage power supply
4	VCOMH	0	The COM voltage reference pin, this pin should be connected to ground through a capacitor.
5	VDD	I	Voltage power supply for logic
6	BS1	-	Interface select pin
7	BS2	-	Interface select pin
8	CS#	ı	Chip select pin. The driver IC will be selected When CS pin is active low.
9	RES#	1	Hardware reset signal
10	D/C#	I	Data/Command control pin. When it pulled high, the input at D0-D7 is treated as display data. When it pulled low, the input at D0-D7 is transferred to command register
11	R/W#	I	Write strobe signal and reads data at the low level
12	E(RD#)		Read strobe signal and reads data at the low level
13	D0	I/O	8-bit data bus
14	D1	I/O	8-bit data bus
15	D2	I/O	8-bit data bus
16	D3	I/O	8-bit data bus
17	D4	I/O	8-bit data bus
18	D5	I/O	8-bit data bus
19	D6	I/O	8-bit data bus
20	D7	I/O	8-bit data bus
21	IREF	I	The current reference input pin, this pin should be connected to ground through a resistor.
22	VCC	I	Positive OLED high voltage power supply
23	NC	I	No connection.
24	VSS		This is a ground pin.

- 10 - REV.: X02 2008/02/13





SEG Outputs
Column Address
(HEX)

SEG Outputs
Column Address
(HEX)

7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x80x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. (Refer to Table 3-7 for GDDRAM address map description)

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127
		00		C	01		3	E	3	F
COM0	00	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]		D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]
COM1	01	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]		D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]
ı	_						MÎ			
COM78	4E	D4992[3:0]	D4992[7:4]	D4993[3:0]	D4993[7:4]		D5054[3:0]	D5054[7:4]	D5055[3:0]	D5055[7:4
COM79	4F	D5056[3:0]	D5056[7:4]	D5057[3:0]	D5057[7:4]		D5118[3:0]	D5118[7:4]	D5119[3:0]	D5119[7:4
COM	Row									

Outputs (HEX)

(Display Startline=0)

Table 3– GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, and Display Start Line=00H (Data byte sequence: D0, D1, ..., D5118, D5119)

		SEG0	SEG1	SEG2	SEG3			SEG124	SEG125	SEG126	SEG127
	00 01		01			3	E	3	F		
COM0	00	D0[3:0]	D0[7:4]	D80[3:0]	D80[7:4]	1.7	7	D4960[3:0]	D4960[7:4]	D5040[3:0]	D5040[7:4]
COM1	01	D1[3:0]	D1[7:4]	D81[3:0]	D81[7:4]		1	D4961[3:0]	D4961[7:4]	D5041[3:0]	D5041[7:4]
ı	1					1/1/	T				
COM78	4E	D78[3:0]	D78[7:4]	D158[3:0]	D158[7:4]	III	Ι	D5038[3:0]	D5038[7:4]	D5118[3:0]	D5118[7:4]
COM79	4F	D79[3:0]	D79[7:4]	D159[3:0]	D159[7:4]	1	T	D5039[3:0]	D5039[7:4]	D5119[3:0]	D5119[7:4]
СОМ	Row				•			•	•		•

Outputs Address (HEX) (Display Startline=0)

Table 4–GDDRAM address map showing Vertical Address Increment A[2]=1, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, and Display Start Line=00H (Data byte sequence: D0, D1, ..., D5118, D5119)

- 11 - REV.: X02 2008/02/13





		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127
		3	SF.	3	E		C)1	C	10
COM0	00	D63[7:4]	D63[3:0]	D62[7:4]	D62[3:0]		D1[7:4]	D1[3:0]	D0[7:4]	D0[3:0]
COM1	01	D127[7:4]	D127[3:0]	D126[7:4]	D126[3:0]		D65[7:4]	D65[3:0]	D64[7:4]	D64[3:0]
I	1				111	Ш				
COM78	4E	D5055[7:4]	D5055[3:0]	D5054[7:4]	D5054[3:0]		D4993[7:4]	D4993[3:0]	D4992[7:4]	D4992[3:0
COM79	4F	D5119[7:4]	D5119[3:0]	D5118[7:4]	D5118[3:0]		D5057[7:4]	D5057[3:0]	D5056[7:4]	D5056[3:0
COM Outputs	Row Address (HEX)									

SEG Outputs Column Address (HEX)

Table 5-GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=1, Nibble Re-map A[1]=1, COM Re-map A[4]=0, and Display Start Line=00H (Data byte sequence: D0, D1, ..., D5118, D5119)

		SEG0	SEG1	SEG2	SEG3	SEG124	SEG125	SEG126	SEG127	SEG Output
		(00	C)1	3E		3F		Column Addre
COM15	0F	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]	D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]	(HEX)
COM14	0E	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]	D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]	
I	1					lIÎ				
COM17	11	D4992[3:0]	D4992[7:4]	D4993[3:0]	D4993[7:4]	D5054[3:0]	D5054[7:4]	D5055[3:0]	D5055[7:4]	
COM16	10	D5056[3:0]	D5056[7:4]	D5057[3:0]	D5057[7:4]	D5118[3:0]	D5118[7:4]	D5119[3:0]	D5119[7:4]	
COM Outputs	Row Address									1

(HEX) (Display Startline=10H)

(Display Startline=0)

Table 6-GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=1, and Display Start Line=16H (Data byte sequence: D0, D1, ..., D5118, D5119)




Table 7–GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, ..., D4834, D4835), Column Start Address=01H, Column End Address=3EH, Row Start Address=01H and Row End Address=4EH

> - 12 -**REV.: X02** 2008/02/13







7.5 INTERFACE TIMING CHART

8080-Series MPU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{ to } 3.5V, T_A = 25^{\circ}C)$ Symbol Parameter Min Max Unit Тур Clock Cycle Time 300 $_{\mathrm{ns}}$ Address Setup Time 10 t_{AS} ns Address Hold Time 0 ns t_{AH} Write Data Setup Time 40 t_{DSW} ns Write Data Hold Time t_{DHW} 15 ns t_{DHR} Read Data Hold Time 20 nsOutput Disable Time t_{OH} nsAccess Time 140 tacc $_{\mathrm{ns}}$ Read Low Time 120 t_{PWLR} ns Write Low Time 60 tpwLw ns Read High Time 60 t_{PWHR} ns 60 t_{PWHW} Write High Time ns Rise Time ns t_{R} Fall Time 15 ns t_F 0 Chip select setup time ns tcs Chip select hold time to read signal 0 t_{CSH} ns Chip select hold time ns

8080-series parallel interface characteristics (Form 1)







- 13 - REV.: X02 2008/02/13





8080-series parallel interface characteristics (Form2)





- 14 -

REV.: X02

2008/02/13




Serial Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{ to } 3.5 \text{V}, T_A = 25^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
t_{cycle}	Clock Cycle Time	250	-	-	ns
t_{AS}	Address Setup Time	150	-	-	ns
t_{AH}	Address Hold Time	150	-	-	ns
t_{CSS}	Chip Select Setup Time	120	-	-	ns
t_{CSH}	Chip Select Hold Time	60	-	-	ns
t _{DSW}	Write Data Setup Time	100	-	-	ns
t _{DHW}	Write Data Hold Time	100	-	-	ns
t_{CLKL}	Clock Low Time	100	-	-	ns
t _{CLKH}	Clock High Time	100	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns

Serial Interface Characteristics



- 15 -

REV.: X02

2008/02/13

This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express






8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:

- 1. Power ON VDD.
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us(t1) and then HIGH (logic high).
- After set RES# pin LOW (logic low), wait for at least 3us(t2). Then Power ON Vcc.(1)
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 100ms(taf).



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Wait until panel discharges completely.
- 3. Power OFF Vcc. (1), (2)
- 4. Wait for toff. Power OFF VDD. (where Minimum toff=80ms, Typical toff=100ms)



Note:


- (1) Since an ESD protection circuit is connected between VDD and VCC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF as shown in the dotted line of VCC in above figures.
- (2) Vcc should be disabled when it is OFF.

- 16 - REV.: X02 2008/02/13





8.2 APPLICATION CIRCUIT



Recommend components:

C1: 2.2uF/25V (0805) C2: 1uF/16V (0603)

C3: 4.7uF/25V (TANTALUM or Solid Tantalum 4.7uF/ 25V/ A Case (Vishay

572D))

R1: 1M ohm/1% (0603)

Notes: This circuit is for 8080 interface.

8.3 COMMAND TABLE

Refer to SSD1325 IC Spec.

- 17 - REV.: X02 2008/02/13





9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria


- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

- 18 - REV.: X02 2008/02/13





10. EXTERNAL DIMENSION



- 19 - REV.: X02 2008/02/13





11. PACKING SPECIFICATION

TBD





12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time

- 21 -

REV.: X02

2008/02/13





D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.




Figure 3: Viewing Angle






APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100



B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



Westar FPM-510
Display Contrast /
Response time /
View angle Analyzer

- 23 -


REV.: X02

2008/02/13





C. ESD ON AIR DISCHARGE MODE







APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 25 -

REV.: X02

2008/02/13

This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

Displays

US Micro Products is an industrial distributor specializing in engineered display solutions. We dedicate ourselves to providing the best in displays for the medical, industrial, gaming, automotive, aerospace, military and consumer markets.

OLEDs



Passive LCDs



TFT Display




Multitouch



Open Frame Monitors



Touch Screen



As our customer, you receive expert knowledge, support and service. Our technical sales staff and experienced design engineers provide answers to your questions and engineered solutions to meet your display needs.

Peripheral Devices

Our full line of peripheral devices includes keyboards, trackballs and printers. These rugged industrial products are designed to meet the rigorous demands of your equipment and are available in a variety of standard and custom options.

Keyboards



Trackballs



Aerospace Trackballs



Printers



