

PMOLED SPECIFICATION

| Part Number | USMP-P19602 |
|-------------|-----------------------|
| Size | 1.1" |
| Resolution | 96 x 64 |
| Color | Yellow |
| Panel Size | 29 (W) x 21 (H) |
| Active Area | 23.49 (W) x 15.65 (H) |
| IC | SSD1325T2R1 |
| Interface | Parallel, SPI |
| | |
| | |

FOR ADDITIONAL INFORMATION PLEASE CONTACT:

engineering@usmicroproducts.com

| Approved by (customer use) | Checked by | Prepared by |
|----------------------------|----------------------------|--|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | Approved by (customer use) | Approved by (customer use) Checked by |

PROPRIETARY NOTE: THIS SPECIFICATION IS THE PROPERTY OF US MICRO PRODUCTS AND SHALL NOT BE REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF US MICRO PRODUCTS AND MUST BE RETURNED TO US MICRO PRODUCTS UPON ITS REQUEST.

(800) 741-7755 www.usmicroproducts.com



REVISION RECORD

| REV. | REVISION DESCRIPTION | REV. DATE | REMARK |
|------|---|--------------|----------------------------------|
| X01 | INITIAL RELEASE | 2007. 12. 06 | |
| X02 | Add the operating conditions for different luminance Add the panel electrical specifications Modify description of pin assignment Modify power off sequence Add the application circuit | 2008. 01. 29 | Page 6, 7, 8, 10, 17, 18 & 19 |
| A01 | Transfer from X version Add the information of module weight Add the packing specification | 2008. 08. 07 | Page 5 & 22 |



CONTENTS

| ITEM | PAGE |
|--|------|
| 1. SCOPE | 4 |
| 2. WARRANTY | 4 |
| 3. FEATURES | 4 |
| 4. MECHANICAL DATA | 5 |
| 5. MAXIMUM RATINGS | 6 |
| 6. ELECTRICAL CHARACTERISTICS | 7 |
| 6.1 D.C ELECTRICAL CHARACTERISTICS | |
| 6.2 ELECTRO-OPTICAL CHARACTERISTICS | |
| 7. INTERFACE | 9 |
| 7.1 FUNCTION BLOCK DIAGRAM | |
| 7.2 PANEL LAYOUT DIAGRAM | |
| 7.3 PIN ASSIGNMENTS | |
| 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP | |
| 7.5 INTERFACE TIMING CHART | |
| 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT | 17 |
| 8.1 POWER ON / OFF SEQUENCE | |
| 8.2 APPLICATION CIRCUIT | |
| 8.3 COMMAND TABLE | |
| 9. RELIABILITY TEST CONDITIONS | 20 |
| 10. EXTERNAL DIMENSION | 21 |
| 11. PACKING SPECIFICATION | 22 |
| 12. APPENDIXES | 23 |



1. SCOPE

This specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by US Micro Products. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product.

2. WARRANTY

US Micro Products warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). US Micro Products is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, US Micro Products is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer. After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : Yellow.
- Panel matrix : 96*64.
- Driver IC: SSD1325.
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.61mm.
- High contrast : 2000:1.
- Wide viewing angle : 160°.
- 8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface, serial peripheral interface.
- Wide range of operating temperature: -40 to 70 °C.
- Anti-glare polarizer.



4. MECHANICAL DATA

| NO | ITEM | SPECIFICATION | UNIT |
|----|-------------------|---------------------------------|-----------------|
| 1 | Dot Matrix | 96 (W) x 64 (H) | dot |
| 2 | Dot Size | 0.215 (W) x 0.215 (H) | mm ² |
| 3 | Dot Pitch | 0.245 (W) x 0.245 (H) | mm ² |
| 4 | Aperture Rate | 77 | % |
| 5 | Active Area | 23.49 (W) x 15.65 (H) | mm ² |
| 6 | Panel Size | 29 (W) x 21 (H) | mm ² |
| 7 | Panel Thickness | 1.61 ± 0.1 | mm |
| 8 | Module Size | 33.59 (W) x 67.7 (H) x 1.76 (D) | mm ³ |
| 9 | Diagonal A/A size | 1.1 | inch |
| 10 | Module Weight | 2.96 ± 10% | gram |



5. MAXIMUM RATINGS

| ITEM | MIN | MAX | UNIT | Condition | Remark |
|-----------------------------------|--------|-----|------|--|-------------------|
| Supply Voltage (V _{DD}) | -0.3 | 3.5 | V | Ta = 25°C | IC maximum rating |
| Supply Voltage (Vcc) | 8 | 16 | V | Ta = 25°C | IC maximum rating |
| Operating Temp. | -40 | 70 | °C | | |
| Storage Temp | -40 | 85 | °C | | |
| Humidity | - | 85 | % | | |
| Life Time | 33,000 | - | Hrs | 120 cd/m ² , 50% checkerboard | Note (1) |
| Life Time | 40,000 | - | Hrs | 100 cd/m², 50% checkerboard | Note (2) |
| Life Time | 50,000 | - | Hrs | 80 cd/m ² , 50% checkerboard | Note (3) |

Note:

- (A) Under Vcc = 12V, Ta = 25°C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 120 cd/m²:

- Contrast setting : 0x6D

Frame rate : 105HzDuty setting : 1/64

(2) Setting of 100 cd/m^2 :

- Contrast setting: 0x51

Frame rate : 105HzDuty setting : 1/64

(3) Setting of 80 cd/m^2 :

- Contrast setting: 0x40

Frame rate : 105HzDuty setting : 1/64



6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETERS | TEST CONDITION | MIN | TYP | MAX | UNIT |
|------------------|--|--------------------|-------------------------|-----|-------------------------|------|
| V _{CC} | Analog power supply (for OLED panel) | Ta=-20 °C to +70°C | 11.5 | 12 | 12.5 | V |
| V_{DD} | Digital power supply | Ta=-20 °C to +70°C | 2.4 | 2.7 | 3.5 | V |
| I _{DD} | Operating current for V _{DD} V _{DD} = 2.7V, V _{CC} = 12V, IREF = 10uA No panel attached, All Display ON | Contrast=7F | 1 | 1 | 650 | uA |
| Icc | Operating current for V_{CC} V_{DD} = 2.7V, V_{CC} = 12V, IREF = 10uA No panel attached, All Display ON | Contrast=7F | - | 700 | - | uA |
| V _{IH} | Hi logic input level | | 0.8* V _{DD} | - | V_{DD} | V |
| V _{IL} | Low logic input level | | 0 | - | 0.2* V _{DD} | V |
| Vон | Hi logic output level | | 0.9* V _{DD} | 1 | V_{DD} | V |
| V _{OL} | Low logic output level | | 0 | - | 0.1* V _{DD} | V |
| | | Contrast=7F | 270 | 300 | 370 | uA |
| | Segment on output current | Contrast=5F | - | 225 | - | uA |
| I _{SEG} | V _{DD} =2.7V, V _{CC} =12V, IREF=10uA, Display on. | Contrast=3F | - | 150 | - | uA |
| | | Contrast=1F | - | 75 | - | uA |

Note 1: V_{DD} =2.7V; V_{CC} =12V; Frame rate=105Hz; No panel attached.

Note 2: The Vcc input must keep in a stable value; ripple and noise are not allowed.



6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

| PARAMETER | MIN | TYP. | MAX | UNITS | COMMENTS |
|--------------------------------|--------|------|------|-------------------|-----------------------------------|
| Normal mode current | | 10 | 12 | mA | All pixels on (1) |
| Standby mode current | | 1 | 2 | mA | Standby mode 10% pixels on (2) |
| Normal mode power consumption | | 120 | 144 | mW | All pixels on (1) |
| Standby mode power consumption | | 12 | 24 | mW | Standby mode 10% pixels on (2) |
| Normal Luminance | 80 | 100 | | cd/m ² | Display Average |
| Standby Luminance | | 20 | | cd/m ² | Display Average |
| CIEx (Yellow) | 0.43 | 0.47 | 0.51 | | x, y (CIE 1931) |
| CIEy (Yellow) | 0.45 | 0.49 | 0.53 | | x, y (CIE 1931) |
| Dark Room Contrast | 2000:1 | | | | |
| Viewing Angle | 160 | | | degree | |
| Response Time | | 10 | | μs | |

(1) Normal mode condition:

Driving Voltage : 12VContrast setting : 0x51

Frame rate : 105HzDuty setting : 1/64


(2) Standby mode condition:

Driving Voltage: 12V
Contrast setting: 0x0F
Frame rate: 105Hz
Duty setting: 1/64




7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM





7.3 PIN ASSIGNMENTS

| Pin No. | Pin Name | TYPE | Description |
|---------|----------|------|--|
| 1 | NC | - | No connection. |
| 2 | VCC | | Voltage source input for OLED operating. |
| 3 | VCOMH | 0 | A capacitor should be connected between this pin and VSS. |
| 4 | IREF | I | A resistor should be connected between this pin and VSS. |
| 5 | D7 | | |
| 6 | D6 | | |
| 7 | D5 | | |
| 8 | D4 | I/O | Bi-direction data singal. |
| 9 | D3 | 1/0 | Di-direction data singal. |
| 10 | D2 | | |
| 11 | D1 | | |
| 12 | D0 | | |
| 13 | RD | I | Data read operation is initiated when it's pull low. |
| 14 | WR | I | Data write operation is initiated when it's pull low. |
| 15 | D/C | I | This is Data/Command Control pin. H:Data Input · L:Command Input. |
| 16 | RES | I | When the pin is LOW, initialization of the chip is executed. |
| 17 | CS | | This pin is the chip select input. |
| 18 | NC | - | No connection. |
| 19 | BS2 | - 1 | MCU interface selection input. |
| 20 | BS1 | ' | ivico interiace selection input. |
| 21 | VDD | I | Voltage Power supply for logic. |
| 22 | NC | - | No connection. |
| 23 | NC | - | No connection. |
| 24 | VBREF | Ι | This is an internal voltage reference pin. It should be kept NC and left open. |
| 25 | RESE | I | This is a reserved pin. It should be kept NC. |
| 26 | FB | I | This is a reserved pin. It should be kept NC. |
| 27 | VDDB | I | This is a reserved pin. Voltage source input for logic circuit. |
| 28 | GDR | | This is a reserved pin. It should be kept NC. |
| 39 | VSS | I | This is a ground pin. |
| 30 | VSL | I | This pin can be kept NC or connected with a capacitor to VSS for stability. |



7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x80x4 bits.

Table 11 shows the GDDRAM map under the following condition:

Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)
Disable Nibble Re-map (A[1]=0)
Enable Horizontal Address Increment (A[2]=0)
Disable COM Re-map (A[4]=0)

Display Start Line=00h

Data byte sequence: D0, D1, D2 ... D5119

Table 11: GDDRAM address map 1




Table 12 shows the GDDRAM map under the following condition:

Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)
Disable Nibble Re-map (A[1]=0)
Enable Vertical Address Increment (A[2]=1)
Disable COM Re-map (A[4]=0)

Display Start Line=00h

Data byte sequence: D0, D1, D2 ... D5119

Table 12 : GDDRAM address map 2







Table 13 shows the GDDRAM map under the following condition:

· Command "Set Re-map" A0h is set to:

Enable Column Address Re-map (A[0]=1)
Enable Nibble Re-map (A[1]=1)
Enable Horizontal Address Increment (A[2]=0)
Disable COM Re-map (A[4]=0)

- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D5119

Table 13: GDDRAM address map 3



For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display.

Table 14 shows the example in which the display start line register is set to 10h with the following condition:

· Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)
Disable Nibble Re-map (A[1]=0)
Enable Horizontal Address Increment (A[2]=0)
Enable COM Re-map (A[4]=1)

- Display Start Line=10h (corresponds to COM15)
- Data byte sequence: D0, D1, D2 ... D5119

Table 14: GDDRAM address map 4







Table 15 shows the GDDRAM map under the following condition:

· Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)
Disable Nibble Re-map (A[1]=0)
Enable Horizontal Address Increment (A[2]=0)
Disable COM Re-map (A[4]=0)

- Display Start Line=00h
- Column Start Address=01h
- Column End Address=3Eh
- Row Start Address=01h
- Row End Address=4Eh
- Data byte sequence: D0, D1, D2 ... D4835

Table 15: GDDRAM address map 5



Note

^[1] Please refer to Table 18 for the details of setting command "Set Re-map" A0h.

⁽²⁾ The "Display Start Line" is set by the command "Set Display Start Line" A1h and please refer to Table 18 for the setting details

setting details

(3) The "Column Start/End Address" is set by the command "Set Column Address" 15h and please refer to Table 18 for the setting details

for the setting details

(4) The "Row Start/End Address" is set by the command "Set Row Address" 75h and please refer to Table
18 for the setting detail




7.5 INTERFACE TIMING CHART


8080-Series MPU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{ to } 3.5 \text{V}, T_A = 25^{\circ}\text{C})$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|--------------------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 300 | - | - | ns |
| t _{AS} | Address Setup Time | 10 | - | - | ns |
| t _{AH} | Address Hold Time | 0 | - | - | ns |
| t_{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 15 | - | - | ns |
| t_{DHR} | Read Data Hold Time | 20 | - | - | ns |
| t _{OH} | Output Disable Time | - | - | 70 | ns |
| t _{ACC} | Access Time | - | - | 140 | ns |
| t _{PWLR} | Read Low Time | 120 | - | - | ns |
| t _{PWLW} | Write Low Time | 60 | - | - | ns |
| t _{PWHR} | Read High Time | 60 | - | - | ns |
| t _{PWHW} | Write High Time | 60 | - | - | ns |
| t _R | Rise Time | - | - | 15 | ns |
| t _F | Fall Time | - | - | 15 | ns |
| tcs | Chip select setup time | 0 | - | - | ns |
| t _{CSH} | Chip select hold time to read signal | 0 | - | - | ns |
| t _{CSF} | Chip select hold time | 20 | - | - | ns |


8080-series parallel interface characteristics (Form 1)








8080-series parallel interface characteristics (Form2)








Serial Interface Timing Characteristics

| $(V_{DD} - V_{SS} = 2.4 \text{ to } 3.5 \text{V}, T_A = 25^{\circ}\text{C}$ | (| $(V_{DD} -$ | $V_{SS} =$ | 2.4 to | o 3.5V | , Τ _Α | = 25°C | ;) |
|---|---|-------------|------------|--------|--------|------------------|--------|----|
|---|---|-------------|------------|--------|--------|------------------|--------|----|

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 250 | - | - | ns |
| t _{AS} | Address Setup Time | 150 | - | - | ns |
| t_{AH} | Address Hold Time | 150 | - | - | ns |
| t_{CSS} | Chip Select Setup Time | 120 | - | - | ns |
| t_{CSH} | Chip Select Hold Time | 60 | - | - | ns |
| t_{DSW} | Write Data Setup Time | 100 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 100 | - | - | ns |
| t_{CLKL} | Clock Low Time | 100 | - | - | ns |
| t_{CLKH} | Clock High Time | 100 | - | - | ns |
| t _R | Rise Time | - | - | 15 | ns |
| t _F | Fall Time | - | - | 15 | ns |

Serial Interface Characteristics






8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:

- 1. Power ON VDD.
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us(t1) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us(t2). Then power ON Vcc.(1)
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 100ms(taf).



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Wait until panel discharges completely.
- 3. Power OFF Vcc. (1), (2)
- 4. Wait for tope power OFF VDD. (where minimum tope=80ms, typical tope=100ms)




Note:

- (1) Since an ESD protection circuit is connected between VDD and VCC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF as shown in the dotted line of VCC in above figures.
- (2) Vcc should be disabled when it is OFF.



8.2 APPLICATION CIRCUIT



Recommend components:

C1: 4.7uF/16V (0805).

C2: 0.1uF/16V (0603).


C3: 4.7uF/25V (Tantalum type),or Solid Tantalum 4.7uF/ 25V/ A Case (Vishay 572D).

R1: 1M ohm(0603),1%.

This circuit is designed for 8080 8-bits interface.



EXTERNAL DC-DC APPLICATION CIRCUIT



Recommended components

C1: 100nF(0603) / 25V, C2: 4.7uF (Tantalum type) /25V.

C3: 4.7uF (Tantalum type) / 25V.

Cff: 22pF(0603) / 16V.

D1: Schotty Diode.

L1: 10uH.

R1: 2M ohm (0603),1%, R2: 232K ohm (0603),1%.

VBAT = $1.8V \sim 6.0V$ (The detail application, please refer the IC data sheet).

8.3 COMMAND TABLE

Refer to SSD1325 IC Spec.



9. RELIABILITY TEST CONDITIONS

| No. | Items | Specification | Quantity |
|-----|--|---|----------|
| 1 | High temp. (Non-operation) | 85°C, 240hrs | 5 |
| 2 | High temp. (Operation) | 70°C, 120hrs | 5 |
| 3 | Low temp. (Operation) | -40°C, 120hrs | 5 |
| 4 | High temp. / High humidity (Operation) | 65°C, 90%RH, 120hrs | 5 |
| 5 | Thermal shock (Non-operation) | -40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles | 5 |
| 6 | Vibration | Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z | 1 Carton |
| 7 | Drop | Height: 120cm Sequence: 1 angle \ 3 edges and 6 faces Cycles: 1 | 1 Carton |
| 8 | ESD (Non-operation) | Air discharge model, ±8kV, 10 times | 5 |

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.




10. EXTERNAL DIMENSION





11. PACKING SPECIFICATION





12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle



APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100



B. CONTRAST / RESPONSE TIME / VIEW ANGLE


WESTAR CORPORATION FPM-510



Westar FPM-510
Display Contrast /
Response time /
View angle Analyzer



C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.