

# PMOLED SPECIFICATION

Part Number	USMP-P018-160128LBI-A0
Size	1.8"
Resolution	160 x 128
Color	262K & 65K colors
IC	SSD1353
Brightness	80 cd/m <sup>2</sup>
Contrast	2000:1
Operating temp.	-40 to 70°C

FOR ADDITIONAL INFORMATION PLEASE CONTACT:

engineering@usmicroproducts.com

Issue Date	Approved by (customer use)	Checked by	Prepared by

PROPRIETARY NOTE: THIS SPECIFICATION IS THE PROPERTY OF US MICRO PRODUCTS AND SHALL NOT BE REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF US MICRO PRODUCTS AND MUST BE RETURNED TO US MICRO PRODUCTS UPON ITS REQUEST.

(800) 741-7755 www.usmicroproducts.com



## **REVISION RECORD**

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ Initial release	2006. 09. 12	
X02	<ul> <li>Modify white CIE specification &amp; contrast setting</li> <li>Add single tape &amp; modify seal dimension</li> <li>Modify FPC</li> </ul>	2006. 10. 26	Page 6, 8 & 17
A01	<ul> <li>Transfer from X version</li> <li>Modify specification of dark room contrast</li> <li>Add the information of module weight</li> <li>Modify the D.C electrical characteristics</li> <li>Add the packing specification</li> </ul>	2007. 02. 06	Page 4, 5, 7, 8 & 18
A02	<ul> <li>Modify power on/off sequence</li> <li>Rename IC (SSD1353U4→ SSD1353U7)</li> <li>Modify single tape</li> </ul>	2008. 05. 21	Page 14 & 17
A03	<ul> <li>Modify definition of panel thickness</li> <li>Modify panel electrical specifications – contrast setting, current, power consumption, luminance &amp; CIE</li> </ul>	2009. 07. 09	Page 5, 6 & 8
A04	<ul><li>Add handler</li><li>Add appendixes of ROHS test report</li></ul>	2011. 10. 04	Page 17 & 24~31
A05	Add appendix of precautions for using the OLED module	2014. 03. 31	Page 23~32



## **CONTENTS**

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	14
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	16
10. EXTERNAL DIMENSION	17
11. PACKING SPECIFICATION	18
12. APPENDIXES	19



#### 1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by USMP. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

#### 2. WARRANTY

USMP warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). USMP is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, USMP is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

#### 3. FEATURES

- Small molecular organic light emitting diode.
- Color: 262 K color and 65K colors
- Panel resolution: 160\*128
- Driver IC: SSD1353
- Excellent Quick response time: 10µs
- Extremely thin thickness for best mechanism design.: 2.05 mm
- High contrast : 2000:1
- Wide viewing angle: 160°
- Strong environmental resistance.
- 8/9/16/18-bits 6800/8080-series Parallel Interface, Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.



## **4. MECHANICAL DATA**

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	160 x 3x 128	dot
2	Dot Size	0.048 (W) x 0.199 (H)	mm <sup>2</sup>
3	Dot Pitch	0.073 (W) x 0.219 (H)	mm <sup>2</sup>
4	Aperture Rate	60	%
5	Active Area	35.015 (W) x 28.012 (H)	mm <sup>2</sup>
6	Panel Size	42.7 (W) x 33.4 (H)	mm <sup>2</sup>
7*	Panel Thickness	1.85 ± 0.1	mm
8	Module Size	42.7 (W) x 79.5 (H) x 2.05 (T)	mm <sup>3</sup>
9	Diagonal A/A size	1.8	inch
10	Module Weight	6.1 ± 10%	gram

<sup>\*</sup> Panel thickness includes substrate glass, cover glass and UV glue thickness.



### **5. MAXIMUM RATINGS**

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V <sub>CI</sub> )	tage (V <sub>CI</sub> ) -0.5 3.5 V Ta		Ta = 25 ℃	IC maximum rating	
Supply Voltage (Vcc) 10 21 V		Ta = 25 ℃	IC maximum rating		
Operating Temp.	-40	70	ç		
Storage Temp	-40	85	ç		
Humidity		85	%		
Life Time	12,000	-	Hrs	80 cd/m <sup>2</sup> , 50% checkerboard	Note (1)
Life Time	16,000	-	Hrs	60 cd/m², 50% checkerboard	Note (2)

#### Note:

- (A) Under Vcc = 17V, Ta =  $25 \,^{\circ}$ C,  $50 \,^{\circ}$ RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 80 cd/m<sup>2</sup>:

- Master contrast setting: 0x0f

Frame rate: 85Hz
Duty setting: 1/128
(2) Setting of 60 cd/m²:

- Master contrast setting: 0x0b

Frame rate: 85HzDuty setting: 1/128



## **6. ELECTRICAL CHARACTERISTICS**

#### **6.1 D.C ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Driver power supply (for OLED panel)		16.5	17	17.5	V
V <sub>CI</sub>	Low voltage power supply (for driver IC)		2.4	2.8	3.5	V
$V_{\text{DDIO}}$	Logic I/O operating voltage		1.6	1.8	V <sub>CI</sub>	V
V <sub>OH</sub>	High logic output level	lout=100uA	$0.9*V_{DDIO}$		$V_{DDIO}$	V
$V_{OL}$	Low logic output level	lout=100uA	0		$0.1*V_{DDIO}$	V
$V_{IH}$	High logic input level	lout=100uA	$0.8*V_{DDIO}$		$V_{\text{DDIO}}$	V
V <sub>IL</sub>	Low logic output level	lout=100uA	0		0.2*V <sub>DDIO</sub>	V
Icc	Operating current for V <sub>CC</sub> (No panel attached)	Contrast=FF		8.9	10	mA
I <sub>CI</sub>	Operating current for V <sub>CI</sub> (No panel attached)	Contrast=FF		890	980	uA
	Segment output	Contrast=FF		160	175	uA
	current (No panel attached)	Contrast=7F		80		uA



#### **6.2 ELECTRO-OPTICAL CHARACTERISTICS**

#### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current	-	39	41	mA	All pixels on (1)
Standby mode	-	3	5	mA	Standby mode
current		)	<u> </u>	1117 (	10% pixels on (2)
Normal mode power	_	663	697	mW	All pixels on (1)
consumption		0	037	11177	7 (II pixels off (1)
Standby mode power	_	51	85	mW	Standby mode
consumption	_	5	00	11177	10% pixels on (2)
Pixel Luminance	60	80		cd/m <sup>2</sup>	Display Average
Standby Luminance		20		cd/m <sup>2</sup>	
CIEx (Red)	0.62	0.66	0.70		CIE1931
CIEy (Red)	0.29	0.33	0.37		CIE1931
CIEx (Green)	0.26	0.30	0.34		CIE1931
CIEy (Green)	0.59	0.63	0.67		CIE1931
CIEx (Blue)	0.10	0.14	0.18		CIE1931
CIEy (Blue)	0.14	0.18	0.22		CIE1931
CIEx (White)	0.27	0.31	0.35		CIE1931
CIEy (White)	0.29	0.33	0.37		CIE1931
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

#### Normal mode condition:

Driving Voltage: 17VContrast setting: 0x0f

Frame rate: 85HzDuty setting: 1/128Standby mode condition:


Driving Voltage: 17VContrast setting: 0x05

Frame rate: 85HzDuty setting: 1/128




#### 7. INTERFACE

#### 7.1 FUNCTION BLOCK DIAGRAM



#### 7.2 PANEL LAYOUT DIAGRAM





#### 7.3 PIN ASSIGNMENTS

DIX	DIN 1 5 1 5 1 5 5	BECORIETION
PIN NO	PIN NAME	
1	VCC	Power supply for panel driving voltage.
2	VCOMH	A capacitor should be connected between this pin and VSS.
3	VLSS	Analog system ground pin.
4	VSS	Ground pin.
5	VBREF	Connect to ground with a capacitor.
6	VSL	This is segment voltage reference pin.
7	VCI	Low voltage power supply.
8	VPP	Connect to VDD.
9	VDD	Power supply input for logic.
10	VDDIO	Power supply for interface logic level. It should be match with the MCU interface voltage level. VDDIO must always be equal or lower than VCI.
11.	REGVDD	Internal VDD regulator selection pin. When this pin is pulled high,internal VDD regulator is enabled. When this pin is pulled low,external VDD regulator is used.
12	BS0	
13	BS1	
14	BS2	Interface selection pins.
15	BS3	
16	FR	It should be kept NC.
17	CSB	This pad is the chip select input. Low active.
18	RESB	This is a reset signal input. Low active.
19	DC	D/C="H": Data. D/C="L": Command.
20	RW	When connected to 8080-series MPU. WR pin. When RW ="L": Write signal input. When connected to 6800-series MPU. When RW ="H": Read. When RW ="L": Write.
21	E	When connected to 8080-series MPU. RD pin. When E ="L": Read signal input. When connected to 6800-series MPU. Enable clock input of the 6800 series MPU.
22	D0	18 bit / 16bit / 9bit / 8 bit Data bus I/O.
23	D1	
24	D2	
25	D3	
26	D4	
27	D5	
28	D6	
29	D7	
30	D8	



31	D9	
32	D10	
33	D11	
34	D12	
35	D13	
36	D14	
37	D15	
38	D16	
39	D17	
40	IREF	A resistor should be connected between this pin and VSS.
41	VSS	Ground pin.
42	VLSS	Analog system ground pin.
43	VCOMH	A capacitor should be connected between this pin and VSS.
44	VCC	Power supply for panel driving voltage.
45	NC	No connection.



#### 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 160x132x18bits.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.

	Data	A5	B5	C5	A5	B5	C5	A5			C5	A5	B5	C5	
	Format	A4	B4	C4	A4	B4	C4	A4			C4	A4	B4	C4	
\		A3	B3	C3	A3	B3	C3	A3			C3	A3	B3	C3	
Common		A2	B2	C2	A2	B2	C2	A2		,	C2	A2	B2	C2	
Address		A1	B1	C1	A1	B1	C1	A1			C1	A1	B1	C1	
		A0	В0	C0	A0	В0	C0	A0			C0	A0	В0	C0 .	Commo
Normal	Remapped														output
0	131	6	6	6	6	6	6	6			6	6	6	6	COM0
1	130	6	6	6											COM1
2	129														COM2
3	128														COM3
4	127														COM4
5	126														COM5
6	125			no of b	its in thi	s cell									COM6
7	124														COM7
:	:	:	:	:"	:	:	:	:			:	:	:	:	
:	:	:	:	:	:	:	:	:			:	:	:	:	
- :	:	:	:	:	:	:	:	:			:	:	:	:	
127	4														
128	3														COM12
129	2														COM12
130	1						<u> </u>	-					-		COM13
131	0														COM13
SEC		SA0	SB0	SC0	SA1	SB1	SC1	SA2	ī		CC150	CA150	CD 150	SA159	
SEG	output	5A0	200	200	5A1	2B1	201	5A2			30138	SAI JY	20138	SAIJ9	




#### 7.5 INTERFACE TIMING CHART

 $(\ensuremath{\mathrm{V_{DD}}}$  -  $\ensuremath{\mathrm{V_{SS}}}$  = 2.4 to 2.6V,  $\ensuremath{\mathrm{V_{DDIO}}}$  =1.6V,  $T_A$  = 25°C)

Output Disable Time

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cvcle</sub>	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns
$t_{\mathrm{DHW}}$	Write Data Hold Time	7	-	-	ns
tohr	Read Data Hold Time	20	-	-	ns

t <sub>ACC</sub>	С	Access Time	-	-	140	ns
PW	V <sub>CSL</sub>	Chip Select Low Pulse Width (read)	120	-	-	ns
		Chip Select Low Pulse Width (write)	60			
PW	V <sub>CSH</sub>	Chip Select High Pulse Width (read)	60	-	-	ns
		Chip Select High Pulse Width (write)	60			
$t_R$		Rise Time	-	-	15	ns
$t_{\rm F}$		Fall Time	-	-	15	ns



8080-series MPU parallel interface characteristics

70




#### 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

#### 8.1 POWER ON / OFF SEQUENCE

#### **Power ON sequence:**


- 1. Power ON Vci, VDDIO.
- 2. After Vci, Vddio become stable, set RES# pin LOW (logic low) for at least 100us (t<sub>1</sub>) and then HIGH(logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 100us (t2). Then Power ON Vcc.(1)
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(taf).



The Power ON sequence.

#### **Power OFF sequence:**

- 1. Send command AEh for display OFF.
- 2. Power OFF Vcc.(1), (2)
- 3. Wait for toff. Power OFF VcI,, VDDIO. (Where Minimum toff=80ms, Typical toff=100ms)




The Power OFF sequence

#### Note:

- (1) Since an ESD protection circuit is connected between Vci, Vddio and Vcc, Vcc becomes lower than Vci whenever Vci, Vddio is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.
- (2) Vcc should be disabled when it is OFF.



#### **8.2 APPLICATION CIRCUIT**



#### Component:

C1, C6: 4.7 uF/25 ~ 35V Tantalum type capacitor.

C2, C3, C4: 1uF/ 16V

C5: 0.1uF/ 16V R1: 1.2M ohm 1% R2: 50ohm 1/4W

D1 and D2: RB480K (ROHM)

This circuit is for 8080 16bits interface.

#### **8.3 COMMAND TABLE**

Refer to IC Spec: SSD1353



## 9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 ℃, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

#### Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within  $\pm$  50% of initial value.




#### 10. EXTERNAL DIMENSION





#### **11. PACKING SPECIFICATION**





#### **12. APPENDIXES**

#### **APPENDIX 1: DEFINITIONS**

#### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

#### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

#### C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time



#### D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle



#### **APPENDIX 2: MEASUREMENT APPARATUS**


#### A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




#### **B. CONTRAST / RESPONSE TIME / VIEWING ANGLE**

**WESTAR CORPORATION FPM-510** 





#### C. ESD ON AIR DISCHARGE MODE






#### **APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE**

## Precautions for Handling

- 1. When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 2. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Also, ground the tools being used for panel assembly and make sure the working environment is not too dry to cause ESD problems. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).



- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- 7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.










8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).











9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.






10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.



11. The working area for the panel should be kept clean. If the panel is accidentally dropped on the floor, do visual inspection of the panel first. Please use clean-room wiping cloth moistened with alcohol to wipe it off if dirt or grease stains the panel.



- 12. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 14. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 15. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 16. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 17. Suggestion for soldering process:
  - i. TAB Lead- free soldering hot bar process
    - 1. Use pulse heated bonding tool equipment
    - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
    - 3. Bonding Force:--4kg per centimeter square as the starting point.
    - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.





- ii. TAB Lead- free soldering wire process In case of manual soldering (Lead- free solder wire)
  - 1. Solder wire contact iron directly: 280±5° at 3-5secs
  - 2. Solder wire contact TAB lead directly (near iron but not contact):  $380\pm5$  °C, 3-5secs
  - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below  $380\,^\circ\text{C}$ . Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.



## Precautions for Electrical

#### 1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

#### 2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

#### 3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.






#### 4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



#### 5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

#### 6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following three strategies to minimize image sticking.




- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays
- 3. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.





#### Scrolling example






## Precautions for Mechanical

#### 1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

## 2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



## Precautions for Storage and Reliability Test

#### 1. Storage

Store the packed cartons or packages at  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ,  $55\% \pm 10\%$ RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

#### 2. Reliability Test

USMP only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.



#### **APPENDIX 4: ROHS TEST REPORT**



#### TEST REPORT

NO.: A002R12052305-46R01

Date: May. 28, 2012

Page 1 of 8

Customer: Kunshan Hutek Corporation Co.,Ltd

客户/申请商:昆山沪铁光电科技有限公司

Address: 88, Second Avenue, Kunshan Export Processing Zone, Jiangsu Province, China

地 址:江苏省昆山市综合保税区第二大道 88 号 Report on the submitted sample said to be 委托检验的样品及申请者对样品的说明如下

Sample name: OLED 样品名称: OLED Supplier: Hutek 供应商: 泡絲 Manufacturer: Hutek 制造商: 泡鉢

Sample received date: May. 23, 2012

样品接收日期: 2012-05-23

#### Testing Requested/ 则 试 要 求:

1) As specified by client, to determine the Lead, Cadmium, Mercury, Hexavalent Chromium, PBB & PBDE content in the submitted sample in accordance with Directive 2002/95/EC (RoHS).

依照欧盟 RoHS 指令 2002/95/EC,测定委托样品中铅、镉、汞、六价铬、多溴联苯(PBBs)和多溴联苯醚(PBDEs)的含量。

- As specified by client, to determine the Fluorine, Chlorine, Bromine and lodine content in the submitted sample. 依据客户要求,测定委托样品中氮、氮、溴、碘的含量。
- 3) As specified by client, to determine PFOS content in the submitted samples in accordance with Directive (EU) No 757/2010. 依照(EU) No 757/2010 指令,测定委托样品中的全氟辛烷磺酸(PFOS)的含量。

#### Results/ 结果:

Please refer to the next pages.

见下页。

\*\*\*\*\*\*FOR FURTHER DETAILS, PLEASE REFER TO THE FOLLOWING PAGE(S)\*\*\*\*\*\*

\*\*\*\*\*\*更多详细信息请查阅下页\*\*\*\*\*

Signed for and on behalf of

Shenzhen AOV Testing Technology Co., Ltd, Kunshan Branch

LI Tingting, Maggie

Chemical Test Director

Reviewed by: Weikin Wang Wexin, Weikin

Technical Director

Yuan Qi, Mickey

Lab Manager

湿垢市安備特检测技术有限公司昆山分公司

中国上本省点止年展中級大学成本(MS号)「市 日本号局、88-512-6510-800号 か月同社、WWW.Sovi.com (機構注意印刷面的条数)





#### **TEST REPORT**

NO.: A002R12052305-46R01

Date: May. 28, 2012

Page 2 of 8


Testing m	ethod/ %	[ 试	方	法:
-----------	----------	-----	---	----

esting method/ 测 试 方 法: Testing Item/测试项目	Pretreatment method / 前处理方法	Measuring instrument / 辦试仪器	MQL
Lead (Pb)/铅 (Pb)	IEC 62321: 2008, section 8/ IEC 62321: 2008, 第8部分	ICP-OES	2 mg/kg
Cadmium (Cd)/幅 (Cd)	IEC 62321: 2008, section 8/ IEC 62321: 2008, 第8部分	ICP-OES	2 mg/kg
Mercury (Hg)/汞 (Hg)	IEC 62321: 2008, section 7/ IEC 62321: 2008, 第7部分	ICP-OES	2 mg/kg
Chromium (Cr VI)/六价铬 (Cr <sup>6+</sup> )	IEC 62321:2008, Annex C / IEC 62321: 2008, 附件 C	UV-VIS	2 mg/kg
PBBs/ PBDEs /多溴联苯 (PBBs) 及多溴联苯醚 (PBDEs)	IEC 62321: 2008, Annex A / IEC 62321: 2008, 附件 A	GC-MS	5 mg/kg
Fluorine/ Chlorine/ Bromine/ lodine /fluorine/ 気(Cl)/ 炎(Br)/ 碘(I)	BS EN 14582: 2007	IC	50 mg/kg
PFOS	US EPA 3540C:1996	LC-MS	10 mg/kg


#### Test Flow/检测流程:
















#### Test Results/ 测 试 结 果:

1)

ltem/项目	Unit/单位	RoHS Limit/ RoHS 限值	Results/ 结果
Lead (Pb)/铅 (Pb)	mg/kg	1000	N.D.
Cadmium (Cd)/福 (Cd)	mg/kg	100	N.D.
Mercury (Hg)/汞(Hg)	mg/kg	1000	N.D.
Chromium (CrVI)/六价铬(CrVI)	mg/kg	1000	N.D.

環境市安姆特権測技术有限公司昆山分公司 や対に58名に4年後は15年8年9時5月春 18まで項。95-512-6510-8808 そ4月45 (複弾生産の副別的条款)







## **TEST REPORT**

Date: May. 28, 2012

Page 6 of 8

O.: A002R12052305-46R01			ay. 28, 2012
Flame Retardants/阻燃剂	Unit/单位	RoHS Limit/ RoHS 限值	Results/ 结果
PBBs/多溴联苯	mg/kg	1000	N.D.
MonoBB/一溴联苯	mg/kg	1	N.D.
DIBB/二溴联苯	mg/kg	1	N.D.
TriBB/三溴联苯	mg/kg	I	N.D.
TetraBB/四溴联苯	mg/kg	1	N.D.
PentaBB/五溴联苯	mg/kg	I	N.D.
HexaBB/六溴联苯	mg/kg	1	N.D.
HeptaBB/七溴联苯	mg/kg	1	N.D.
OctaBB/八溴联苯	mg/kg	1	N.D.
NonaBB/九溴联苯	mg/kg	1	N.D.
DecaBB/十溴联苯	mg/kg	1	N.D.
PBDEs/多溴联苯醚	mg/kg	1000	N.D.
MonoBDE/一溴联苯醚	mg/kg	1	N.D.
DIBDE/二溴联苯酰	mg/kg	1	N.D.
TriBDE/三溴联苯醚	mg/kg	1	N.D.
TetraBDE/四溴联苯酰	mg/kg	1	N.D.
PentaBDE/五溴聚苯醚	mg/kg	1	N.D.
HexaBDE/六溴联苯醚	mg/kg	1	N.D.
HeptaBDE/七溴联苯醚	mg/kg	1	N.D.
OctaBDE/八溴联苯醚	mg/kg	1	N.D.
NonaBDE/九溴联苯醚	mg/kg	1	N.D.
DecaBDE/十溴联苯醚	mg/kg	1	N.D.

2)

Item/項目	Unito	Limit/限值	Resultsc
Fluorine (F)/氣 (F)	mg/kg	1	N.D.
Chlorine (CI)/家 (CI)	mg/kg	900	N.D.
Bromine (Br)/溴 (Br)	mg/kg	900	N.D.
lodine (I)/領 (I)	mg/kg	1	N.D.
Total (Br+ Cl)/总计 (氣+溴)	mg/kg	1500	N.D.

31

Item/項目	Unit/项目	Limit/製值	Result/製值
Perfluorooctane Sulfonates (PFOS) 全氟辛烷磺酸 (PFOS) PFOS – Acid PFOS – 散类 PFOS – Metal Salt PFOS – 全風仏类	mg/kg	See note 见备往	N.D.

深圳市安陽转检測技术有限公司與山分公司 中国北京基本中用市场共至场点的5户平 市成平局、89-512-8510 800至 公司用址、www.aovt.com (接通注意印刷页的条款)







#### **TEST REPORT**

NO.: A002R12052305-46R01

Date: May. 28, 2012

Page 7 of 8

- -The new RoHS directive 2011/65/EU, on Jul. 21, 2011 come into force, on Jan. 03, 2013 the formal implementation, Directive 2002/95/EC shall be repealed simultaneously.
- 欧盟斯 RoHS 指令 2011/65/EU,于 2011 年 7 月 21 日生效,2013 年 1 月 3 日正式实施,指令 2002/95/EC 同时废止。
- Specimens, which requested to determine Lead, Cadmium and Mercury Content, have been dissolved completely.
- 对于检测铅、镉、汞的样品已完全溶解。
- Reference information: Directive (EU) No 757/2010
- 相关信息: (EU) No 757/2010 指令
- (i) May not be placed on the market or used as a substance or constituent of preparations in a concentration equal to or higher than 0.001% by mass.
- (i) 不可于市场销售全氟辛烷磺酸化合物,其在成品中的浓度不得相等或超过总体的 0.001%;
- (ii) May not be placed on the market in semi-finished products or articles, or parts thereof, if the concentration of PFOS is equal to or higher than 0.1% by mass calculated with reference to the mass of structurally or microstructurally distinct parts that contain PFOS or, for textiles or other coated materials, if the amount of PFOS is equal to or higher than 1µg/m² of the coated material.
- (ii) 不得销售全氟辛烷碳酸化合物浓度相等于或超过总体 0.1%的率制成品或半制成品的部件。在纺织品或其他涂层物料。全氯 辛烷磺酸化合物含量必须少于每平方米 1 微克。
- mg/kg=ppm
- N.D.=not detected(<MQL)
- N.D. =未检出 (<MQL)
- MQL=Method Quantitation Limit
- MQL=方法定量检测下限
- Photo is included
- 附相片

湿垢市安姆特检测技术有限公司昆山分公司 中流压发液混合市港市域共变防止制持广岛 按差于两。 \$6.512.6510.860度 公司同址。 www.sovt.com (遵循注意印刷资的条款)








NO.: A002R12052305-46R01

## **TEST REPORT**

Date: May. 28, 2012

Photograph of Sample 样品相片 Page 8 of 8



OLED

\*\*\*End of Report\*\*\*
\*\*\*报告结束\*\*\*

