

# PMOLED SPECIFICATION

| Part Number     | USMP-P015-128128LBI-B0 |
|-----------------|------------------------|
| Size            | 1.46"                  |
| Resolution      | 128 x 128              |
| Color           | 262K & 65K colors      |
| IC              | SSD1351                |
| Brightness      | 90 cd/m <sup>2</sup>   |
| Contrast        | 2000:1                 |
| Operating temp. | -40 to 70 °C           |
|                 |                        |
|                 |                        |

FOR ADDITIONAL INFORMATION PLEASE CONTACT:

engineering@usmicroproducts.com

| Issue Date | Approved by (customer use) | Checked by | Prepared by |
|------------|----------------------------|------------|-------------|
|            |                            |            |             |
|            |                            |            |             |
|            |                            |            |             |
|            |                            |            |             |
|            |                            |            |             |
|            |                            |            |             |

PROPRIETARY NOTE: THIS SPECIFICATION IS THE PROPERTY OF US MICRO PRODUCTS AND SHALL NOT BE REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF US MICRO PRODUCTS AND MUST BE RETURNED TO US MICRO PRODUCTS UPON ITS REQUEST.

(800) 741-7755 www.usmicroproducts.com



# **REVISION RECORD**

| DEV. | DEVICE DECORPTION   | DE) ( DATE   | DELIABIO             |
|------|---|--------------|----------------------|
| REV. | REVISION DESCRIPTION  | REV. DATE    | REMARK               |
| X01  | INITIAL RELEASE   | 2010. 03. 23 |                      |
| X02  | <ul> <li>Add the lifetime specifications</li> <li>Add the panel electrical specifications</li> <li>Add the application circuit</li> </ul> | 2010. 03. 30 | Page 6, 7, 8<br>& 14 |
| X03  | <ul><li>Modify FPC dimension</li><li>Add double sides tape</li></ul>  | 2010. 05. 11 | Page 4, 5 & 16       |
| X04  | <ul> <li>Add silk line on FPC</li> <li>Modify double tape dimension</li> <li>Add Mylar</li> <li>Add bar code label</li> </ul>             | 2010. 10. 13 | Page 16              |
| A01  | <ul> <li>Transfer from X version</li> <li>Add the information of module weight</li> <li>Add the packing specification</li> </ul>          | 2012. 11. 15 | Page 5 & 17          |



# **CONTENTS**

| ITEM   | PAGE |
|--|------|
| 1. SCOPE   | 4    |
| 2. WARRANTY                                      | 4    |
| 3. FEATURES                                      | 4    |
| 4. MECHANICAL DATA                               | 5    |
| 5. MAXIMUM RATINGS                               | 6    |
| 6. ELECTRICAL CHARACTERISTICS                    | 8    |
| 6.1 D.C ELECTRICAL CHARACTERISTICS               |      |
| 6.2 ELECTRO-OPTICAL CHARACTERISTICS              |      |
| 7. INTERFACE                                     | 9    |
| 7.1 FUNCTION BLOCK DIAGRAM                       |      |
| 7.2 PANEL LAYOUT DIAGRAM                         |      |
| 7.3 PIN ASSIGNMENTS                              |      |
| 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP         |      |
| 7.5 INTERFACE TIMING CHART                       |      |
| 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT | 13   |
| 8.1 POWER ON / OFF SEQUENCE                      |      |
| 8.2 APPLICATION CIRCUIT                          |      |
| 8.3 COMMAND TABLE                                |      |
| 9. RELIABILITY TEST CONDITIONS                   | 15   |
| 10. EXTERNAL DIMENSION                           | 16   |
| 11. PACKING SPECIFICATION                        | 17   |
| 12. APPENDIXES                                   | 18   |



# 1.SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by USMP. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

# 2.WARRANTY

USMP warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). USMP is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, USMP is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

# 3.FEATURES

- Small molecular organic light emitting diode.
- Color: 262K color and 65K colors
- Panel matrix : 128\*128
   Driver IC : SSD1351
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.71mm
- High contrast : 2000:1
- Wide viewing angle: 160°
- Strong environmental resistance.
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 ℃.
- Anti-glare polarizer.



# **4.MECHANICAL DATA**

| NO | ITEM              | SPECIFICATION                   | UNIT            |
|----|-------------------|---------------------------------|-----------------|
| 1  | Dot Matrix        | 128 (W) x (RxGxB) x 128 (H)     | dot             |
| 2  | Dot Size          | 0.0435 (W) x 0.1855 (H)         | mm <sup>2</sup> |
| 3  | Dot Pitch         | 0.0685 (W) x 0.2055 (H)         | mm <sup>2</sup> |
| 4  | Aperture Rate     | 57                              | %               |
| 5  | Active Area       | 26.279 (W) x 26.284 (H)         | mm <sup>2</sup> |
| 6  | Panel Size        | 33.5 (W) x 33.5 (H)             | mm <sup>2</sup> |
| 7* | Panel Thickness   | 1.42 ± 0.1                      | mm              |
| 8  | Module Size       | 33.5 (W) x 49.83 (H) x 1.71 (D) | mm <sup>3</sup> |
| 9  | Diagonal A/A size | 1.46                            | inch            |
| 10 | Module Weight     | 4.04 ± 10%                      | gram            |

<sup>\*</sup> Panel thickness includes substrate glass, cover glass and UV glue thickness.



# **5.MAXIMUM RATINGS**

| ITEM                              | MIN    | MAX             | UNIT       | Condition                  | Remark            |
|-----------------------------------|--------|-----------------|------------|----------------------------|-------------------|
| Supply Voltage (V <sub>CI</sub> ) | -0.3   | 4               | V          | Ta = 25℃                   | IC maximum rating |
| Supply Voltage (Vcc)              | 10     | 19              | V          | Ta = 25℃                   | IC maximum rating |
| Supply Voltage (VDDIO)            | -0.5   | V <sub>CI</sub> | V          | Ta = 25℃                   | IC maximum rating |
| Operating Temp.                   | -40    | 70              | $^{\circ}$ |                            |                   |
| Storage Temp                      | -40    | 85              | $^{\circ}$ |                            |                   |
| Humidity                          | -      | 85              | %          |                            |                   |
| Life Time                         | 11,000 | -               | Hrs        | 90 cd/m2, 50% checkerboard | Note (1)          |
| Life Time                         | 14,000 | -               | Hrs        | 70 cd/m2, 50% checkerboard | Note (2)          |

#### Note:

- (A) Under Vcc = 16.5V,  $Ta = 25^{\circ}C$ , 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

# (1) Setting of 90 cd/m<sup>2</sup>:

Master contrast setting: 0x0b
Red contrast setting: 0x70
Green contrast setting: 0x71
Blue contrast setting: 0x94

Frame rate: 105HzDuty setting: 1/128

# (2) Setting of 70 cd/m<sup>2</sup>:

Master contrast setting: 0x09
Red contrast setting: 0x66
Green contrast setting: 0x6a
Blue contrast setting: 0x89

Frame rate: 105HzDuty setting: 1/128



# **6.ELECTRICAL CHARACTERISTICS**

# **6.1 D.C ELECTRICAL CHARACTERISTICS**

| SYMBOL            | PARAMETERS   | TEST<br>CONDITION      | MIN                       | TYP  | MAX                       | UNIT |
|-------------------|--|------------------------|---------------------------|------|---------------------------|------|
| V <sub>CC</sub>   | Analog power supply (for OLED panel)   |                        | 16                        | 16.5 | 17                        | V    |
| V <sub>CI</sub>   | Digital power supply   |                        | 2.4                       | -    | 3.5                       | V    |
| $V_{DDIO}$        | I/O voltage power supply   |                        | 1.65                      | -    | V <sub>CI</sub>           | V    |
| I <sub>DD</sub>   | $V_{CI} = V_{DDIO} = 3.5V$ , $V_{CC} = 10$<br>External $V_{DD} = 2.6V$ , Display No panel attached, contrast | ay ON,                 |                           | 170  | 190                       | uA   |
| I <sub>DDIO</sub> | $V_{CI} = V_{DDIO} =$ , 3.5V, $V_{CC} = 16V$ , Display ON,   | External VDD<br>= 2.6V |                           | 0.5  | 10                        | uA   |
| יטטט              | No panel attached, contrast = FF   | Internal VDD           |                           | 0.5  | 10                        | uA   |
| I <sub>CI</sub>   | $V_{CI} = V_{DDIO} =$ , 3.5V, $V_{CC} = 16V$ , Display ON,   | External VDD<br>= 2.6V | -                         | 60   | 70                        | uA   |
| iCl               | No panel attached,<br>contrast = FF  | Internal VDD           |                           | 255  | 280                       | uA   |
| I <sub>CC</sub>   | V <sub>CI</sub> = V <sub>DDIO</sub> =, 3.5V,<br>V <sub>CC</sub> = 16V, Display ON,                           | External VDD<br>= 2.6V | -                         | 1.15 | 1.26                      | mA   |
| icc               | No panel attached, contrast = FF   | Internal VDD           |                           | 1.15 | 1.26                      | mA   |
| $V_{IH}$          | Hi logic input level   |                        | 0.8*<br>V <sub>DDIO</sub> | -    | $V_{DDIO}$                | V    |
| $V_{IL}$          | Low logic input level  |                        | 0                         | -    | 0.2*<br>V <sub>DDIO</sub> | V    |
| $V_{OH}$          | Hi logic output level  |                        | 0.9*<br>V <sub>DDIO</sub> | -    | $V_{DDIO}$                | V    |
| V <sub>OL</sub>   | Low logic output level   |                        | 0                         | -    | 0.1*<br>V <sub>DDIO</sub> | V    |
|                   | Segment Output Current   | Contrast=FF            | -                         | 200  | -                         | uA   |
| $I_{SEG}$         | Setting V <sub>CC</sub> = 16V at IREF =  | Contrast=7F            | -                         | 100  | -                         | uA   |
|                   | 12.5uA   | Contrast=3F            | -                         | 50   | -                         | uA   |



### 6.2 ELECTRO-OPTICAL CHARACTERISTICS

### PANEL ELECTRICAL SPECIFICATIONS

| MIN    | TYP.  | B // A \/   | LINUTO   |  |
|--------|---|---|--|--|
|        | III.  | MAX   | UNITS  | COMMENTS   |
|        | 30  | 32  | mA   | All pixels on (1)  |
|        | 3   | 4   | mA   | Standby mode 10% pixels on (2)   |
|        | 495   | 528   | mW   | All pixels on (1)  |
|        | 49.5  | 66  | mW   | Standby mode 10% pixels on (2)   |
| 70     | 90  |   | cd/m <sup>2</sup>  | Display Average  |
|        | 20  |   | cd/m <sup>2</sup>  |  |
| 0.24   | 0.28  | 0.32  |  |  |
| 0.28   | 0.32  | 0.36  |  |  |
| 0.62   | 0.66  | 0.70  |  |  |
| 0.29   | 0.33  | 0.37  |  | x, y (CIE 1931)  |
| 0.26   | 0.30  | 0.34  |  | x, y (CIE 1931)  |
| 0.59   | 0.63  | 0.67  |  |  |
| 0.10   | 0.14  | 0.18  |  |  |
| 0.14   | 0.18  | 0.22  |  |  |
| 2000:1 |   |   |  |  |
| 160    |   |   | degree   |  |
|        | 10  |   | μs   |  |
|        | 0.24<br>0.28<br>0.62<br>0.29<br>0.26<br>0.59<br>0.10<br>0.14<br>000:1 | 3<br>495<br>49.5<br>70 90<br>20<br>0.24 0.28<br>0.28 0.32<br>0.62 0.66<br>0.29 0.33<br>0.26 0.30<br>0.59 0.63<br>0.10 0.14<br>0.14 0.18<br>000:1<br>160 | 3 4 495 528 49.5 66 70 90 20 0.24 0.28 0.32 0.28 0.32 0.36 0.62 0.66 0.70 0.29 0.33 0.37 0.26 0.30 0.34 0.59 0.63 0.67 0.10 0.14 0.18 0.14 0.18 0.14 0.18 0.00:1 | 3 4 mA 495 528 mW 49.5 66 mW 70 90 cd/m² 20 cd/m² 0.24 0.28 0.32 0.36 0.62 0.66 0.70 0.29 0.33 0.37 0.26 0.30 0.34 0.59 0.63 0.67 0.10 0.14 0.18 0.14 0.18 0.22 000:1 160 degree |

# (1) Normal mode condition:

Driving Voltage: 16.5V

Master contrast setting: 0x0b
 Red contrast setting: 0x70
 Green contrast setting: 0x71
 Blue contrast setting: 0x94

Frame rate: 105HzDuty setting: 1/128

# (2) Standby mode condition:

Driving Voltage: 16.5V

Master contrast setting: 0x04
 Red contrast setting: 0x4e
 Green contrast setting: 0x53
 Blue contrast setting: 0x6e


Frame rate : 105HzDuty setting : 1/128

8




# **7.INTERFACE**

# 7.1 FUNCTION BLOCK DIAGRAM



# 7.2 PANEL LAYOUT DIAGRAM





# 7.3 PIN ASSIGNMENTS

| PIN NAME | PIN NO | DESCRIPTION   |  |  |  |  |  |  |
|----------|--------|---|--|--|--|--|--|--|
| NC(GND)  | 1      | Ground.   |  |  |  |  |  |  |
| VCC      | 2      | Power supply for panel driving voltage.   |  |  |  |  |  |  |
| VCOMH    | 3      | COM signal deselected voltage level. A capacitor should be connected between this pin an VSS. |  |  |  |  |  |  |
| VDDIO    | 4      | Power supply for interface logic level.   |  |  |  |  |  |  |
| VSL      | 5      | This is segment voltage reference pin.  |  |  |  |  |  |  |
| NC       | 6      | No connection.  |  |  |  |  |  |  |
| D7       | 7      |   |  |  |  |  |  |  |
| D6       | 8      |   |  |  |  |  |  |  |
| D5       | 9      |   |  |  |  |  |  |  |
| D4       | 10     | These pins are bi-directional data bus connecting to the                                      |  |  |  |  |  |  |
| D3       | 11     | MCU data bus.   |  |  |  |  |  |  |
| D2       | 12     |   |  |  |  |  |  |  |
| D1       | 13     |   |  |  |  |  |  |  |
| D0       | 14     |   |  |  |  |  |  |  |
| E/RD#    | 15     | 8080: data read enable pin; 6800:Read/Write enable pin.                                       |  |  |  |  |  |  |
| R/W#     | 16     | 8080: data write enable pin; 6800:Read/Write select pin.                                      |  |  |  |  |  |  |
| BS0      | 17     | Interface coloct pin  |  |  |  |  |  |  |
| BS1      | 18     | Interface select pin.   |  |  |  |  |  |  |
| CS#      | 19     | Chip select pin.  |  |  |  |  |  |  |
| D/C#     | 20     | H: Data, L: Command.  |  |  |  |  |  |  |
| RES#     | 21     | Hardware Reset pin (Low active).  |  |  |  |  |  |  |
| IREF     | 22     | A resistor should be connected between this pin and VSS.                                      |  |  |  |  |  |  |
| NC       | 23     | No connection.  |  |  |  |  |  |  |
| NC       | 24     | No connection.  |  |  |  |  |  |  |
| NC       | 25     | No connection.  |  |  |  |  |  |  |
| VDD      | 26     | Power supply pin for core logic operation.  |  |  |  |  |  |  |
| VCI      | 27     | Digital voltage power supply.   |  |  |  |  |  |  |
| VSS      | 28     | Ground.   |  |  |  |  |  |  |
| NC NC    | 29     | No connection.  |  |  |  |  |  |  |
| NC(GND)  | 30     | Ground.   |  |  |  |  |  |  |



# 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 128 x 18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.


| 262k Color Depth Graphic Display Data RAM Structure |          |     |       |          |            |      |      |     |      |       |       |       |       |        |
|---|----------|-----|-------|----------|------------|------|------|-----|------|-------|-------|-------|-------|--------|
| Segment   | Normal   |     | 0     |          |            | 1    |      | 2   | <br> | 126   |       | 127   |       |        |
| Address   | Remapped |     | . 127 |          |            | 126  |      | 125 | <br> | 1     |       | 0     |       |        |
| C   | olor     | A   | В     | С        | A          | В    | C    | A   |      | C     | A     | В     | C     |        |
| I   | Data     | A5  | B5    | C5       | A5         | B5   | C5   | A5  | <br> | C5    | A5    | B5    | - C5  |        |
| I   | Format   | A4  | B4    | C4       | A4         | B4   | C4   | A4  | <br> | C4    | A4    | B4    | C4    |        |
|   | .        | A3  | B3    | C3       | A3         | B3   | C3   | A3  | <br> | C3    | A3    | B3    | C3    |        |
| Common  |          | A2  | B2    | C2       | A2         | B2   | C2   | A2  | <br> | C2    | A2    | B2    | C2    |        |
| Address   |          | A1  | B1    | C1       | A1         | B1   | C1   | A1  | <br> | C1    | A1    | B1    | C1    |        |
|   |          | A0  | B0    | C0       | A0         | B0   | _ C0 | A0  | <br> | C0    | A0    | B0    | C0    | Common |
| Normal  | Remapped |     |       |          |            |      |      |     |      |       |       |       |       | output |
| 0   | 127      | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM0   |
| 1   | 126      | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM1   |
| 2   | 125      | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM2   |
| 3   | 124      | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM3   |
| 4   | 123      | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM4   |
| 5   | 122      | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM5   |
| 6   | 121      | 6   | 6     | no of bi | ts in this | cell | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM6   |
| 7   | 120      |     |       |          |            |      |      |     | <br> | 6     | 6     | 6     | 6     | COM7   |
| :   | :        | :   | :_    | :        | :          | :    | :    | :   | <br> | :     | :     | :     | :     | :      |
| :   | :        | :   | :     | :        | :          | :    | :    | :   | <br> | :     | :     | :     | :     | :      |
| :   | :        | :   | :     | :        | :          | :    | :    | :   | <br> | :     | :     | :     | :     | :      |
| 123   | 4        | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | :      |
| 124   | 3        | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM124 |
| 125   | 2        | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM125 |
| 126   | 1        | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM126 |
| 127   | 0        | 6   | 6     | 6        | 6          | 6    | 6    | 6   | <br> | 6     | 6     | 6     | 6     | COM127 |
|   |          |     |       |          |            |      |      |     |      |       |       |       |       |        |
| SEG   | output   | SA0 | SB0   | SC0      | SA1        | SB1  | SC1  | SA2 | <br> | SC126 | SA127 | SB127 | SC127 |        |




# 7.5 INTERFACE TIMING CHART

|                    | 8080-Series MCU Parallel Interface Timing Characteristics   |     |     |     |      |  |  |  |  |
|--------------------|---|-----|-----|-----|------|--|--|--|--|
| (VDD - VSS         | $V_{DD} - V_{SS} = 2.4 \text{ to } 2.6 \text{V}, V_{DDIO} = 1.65 \text{V}, V_{CI} = 2.8 \text{V}, T_A = 25^{\circ}\text{C}$ |     |     |     |      |  |  |  |  |
| Symbol             | Parameter   | Min | Typ | Max | Unit |  |  |  |  |
| $t_{CYCLE}$        | Clock Cycle Time  | 300 | -   | -   | ns   |  |  |  |  |
| $t_{AS}$           | Address Setup Time  | 10  | -   | -   | ns   |  |  |  |  |
| t <sub>AH</sub>    | Address Hold Time   | 0   | -   | -   | ns   |  |  |  |  |
| $t_{DSW}$          | Write Data Setup Time   | 40  | -   |     | ns   |  |  |  |  |
| $t_{\mathrm{DHW}}$ | Write Data Hold Time  | 7   | -   |     | ns   |  |  |  |  |
| t <sub>DHR</sub>   | Read Data Hold Time   | 20  | -   | -   | ns   |  |  |  |  |
| t <sub>OH</sub>    | Output Disable Time   | -   | -   | 70  | ns   |  |  |  |  |
| t <sub>ACC</sub>   | Access Time   | -   | -   | 140 | ns   |  |  |  |  |
| t <sub>PWLR</sub>  | Read Low Time   | 150 | -   | -   | ns   |  |  |  |  |
| $t_{PWLW}$         | Write Low Time  | 60  | -   | -   | ns   |  |  |  |  |
| t <sub>PWHR</sub>  | Read High Time  | 60  | -   |     | ns   |  |  |  |  |
| $t_{PWHW}$         | Write High Time   | 60  | -   | -   | ns   |  |  |  |  |
| t <sub>R</sub>     | Rise Time   | -   | -   | 15  | ns   |  |  |  |  |
| $t_{\rm F}$        | Fall Time   | -   | -   | 15  | ns   |  |  |  |  |
| $t_{CS}$           | Chip select setup time  | 0   | -   | -   | ns   |  |  |  |  |
| $t_{CSH}$          | Chip select hold time to read signal  | 0   | -   |     | ns   |  |  |  |  |
| $t_{CSF}$          | Chip select hold time   | 20  | -   |     | ns   |  |  |  |  |

# 8080-series MCU parallel interface characteristics





# Note

(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.




# 8.POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

# 8.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351 (assume V<sub>CI</sub> and V<sub>DDIO</sub> are at the same voltage level and internal V<sub>DD</sub> is used).


# Power ON sequence:

- 1. Power ON VcI, VDDIO.
- 2. After V<sub>CI</sub>, V<sub>DDIO</sub> become stable, set wait time at least 1ms (t<sub>0</sub>) for internal V<sub>DD</sub> become stable. Then set RES# pin LOW (logic low) for at least 2us (t<sub>1</sub>) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 2us (t2). Then Power ON V<sub>CC</sub>.(1)
- 4. After V<sub>CC</sub> become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t<sub>AF</sub>).



### Power OFF sequence:


- 1. Send command AEh for display OFF. 2. Power OFF V<sub>CC</sub>. (1), (2)
- 3. Wait for toff. Power OFF VcI, VDDIO. (where Minimum toff=80ms (3), Typical  $t_{OFF}=100ms$ )



- (1) Since an ESD protection circuit is connected between Vci, VDDIO and Vcc, Vcc becomes lower than VcI whenever VcI, VDDIO is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.
- (2) Vcc should be kept float (disable) when it is OFF.
- (3) VcI, VDDIO should not be Power OFF before Vcc Power OFF.
- (4) The register values are reset after t1.
- (5) Power pins (VDD, VCC) can never be pulled to ground under any circumstance.



# **8.2 APPLICATION CIRCUIT**



# **Recommend components:**

C3, C4, C5: 1uF/16V(0805)

C1, C2: 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)

R2: 1M ohm 1%(0603)

R1: 50 ohm 1/4W

D1, D2: RB480K(ROHM)

This circuit is for 8080 8bits interface

### 8.3 COMMAND TABLE

Refer to SSD1351 IC Spec.



# **9.RELIABILITY TEST CONDITIONS**

| No. | Items                                  | Specification  | Quantity |
|-----|--|--|----------|
| 1   | High temp. (Non-operation)             | 85℃, 240hrs  | 5        |
| 2   | High temp. (Operation)                 | 70℃, 120hrs  | 5        |
| 3   | Low temp. (Operation)                  | -40℃, 120hrs   | 5        |
| 4   | High temp. / High humidity (Operation) | 65℃, 90%RH, 96hrs  | 5        |
| 5   | Thermal shock (Non-operation)          | -40°C ~85°C (-40°C /30min;<br>transit /3min; 85°C /30min; transit<br>/3min) 1cycle: 66min, 20 cycles | 5        |
| 6   | Vibration                              | Frequency: 5~50HZ, 0.5G<br>Scan rate: 1 oct/min<br>Time: 2 hrs/axis<br>Test axis: X, Y, Z            | 1 Carton |
| 7   | Drop                                   | Height: 120cm<br>Sequence: 1 angle, 3 edges and<br>6 faces<br>Cycles: 1                              | 1 Carton |
| 8   | ESD (Non-operation)                    | Air discharge model, ±8kV, 10 times  | 5        |

### **Test and measurement conditions**


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

# **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.




# **10.EXTERNAL DIMENSION**





# 11. PACKING SPECIFICATION





# 12.APPENDIXES

### **APPENDIX 1: DEFINITIONS**

#### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

## C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time



# D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle



### **APPENDIX 2: MEASUREMENT APPARATUS**


### A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




# **B. CONTRAST/RESPONSE TIME/VIEW ANGLE**

WESTAR CORPORATION FPM-510





# C. ESD ON AIR DISCHARGE MODE





### **APPENDIX 3: PRECAUTIONS**

# A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.